Odd cache mappings

I don't expect you faggots to have a clue but I'll try anyway.

Some Core2 processors include non-power-of-two amounts of cache, such as 3MB or 6MB.

How is this cache mapped to addresses?

RAM doesn't need to be a power of two either. Good thing we have MMUs for that sort of stuff, huh?