Odd cache mappings

I don't expect you faggots to have a clue but I'll try anyway.

Some Core2 processors include non-power-of-two amounts of cache, such as 3MB or 6MB.

How is this cache mapped to addresses?

The ENTERPRISE-SCALABLE INTEL® Core™ i7 processor, while providing POWER-OF-2 cache sizes, is empowered by an INDUSTRY-DEFINING level of associativity for its revolutionary L3-cache. At 16, nothing else compares.