Odd cache mappings

I don't expect you faggots to have a clue but I'll try anyway.

Some Core2 processors include non-power-of-two amounts of cache, such as 3MB or 6MB.

How is this cache mapped to addresses?

This reminds me about the computer architecture course I got a C+ in. Excuse me while I return to my toy language which abstracts all this nonsense.