It's funny seeing people arguing about the benefits of one ISA over another. Do you honestly think modern x86 chips decode instructions each time, and not cache them decoded to uops?
x86, ARM and MIPS are all equally shit for modern aggressive superscalar reordering implementations. Instruction decoding is trivial compared to tracking dependencies and all the other OOE costs.