VHDL

Because C, assembly and machine code are all too slow and full of useless abstraction bullshit.

VHDL and Verilog both are pretty fail as languages.

Don't believe me? Head on over to opensparc.net and take a look at long reams of cut'n'paste. No wonder that nut Chuck Moore was able to make a CPU on his own.